Dynamic bias temperature instability-like behaviors under Fowler–Nordheim program/erase stress in nanoscale silicon-oxide-nitride-oxide-silicon memories
- 31 March 2008
- journal article
- research article
- Published by AIP Publishing in Applied Physics Letters
- Vol. 92 (13), 133508
- https://doi.org/10.1063/1.2905272
Abstract
Bias temperature-dependent characteristics of nanoscale silicon-oxide-nitride-oxide-silicon memories are investigated under program/erase (P/E) Fowler–Nordheim (FN) stresses. In the erased cell, FN stress time evolution is found to be a similar physical process to the recovery of interface traps ( N IT ) that takes place under the dynamic negative bias temperature instability stress. In addition, anode hole injection induced holes are trapped in the bottom oxide, both in the erase and in the read conditions of the erased cell, and make significant roles in the reverse hysteresis and higher power-law exponent n at higher temperature in P/E cycled erased cells. While the temperature-independent n = 0.3 is observed in the programed cell, the temperature-sensitive n = 0.36 – 0.66 is observed in the erased cell.This publication has 10 references indexed in Scilit:
- Polarity-Dependent Device Degradation in SONOS Transistors Due to Gate Conduction Under Nonvolatile Memory OperationsIEEE Transactions on Device and Materials Reliability, 2006
- Role of anode hole injection and valence band hole tunneling on interface trap generation during hot carrier injection stressIEEE Electron Device Letters, 2006
- On the generation and recovery of interface traps in MOSFETs subjected to NBTI, FN, and HCI stressIEEE Transactions on Electron Devices, 2006
- A novel high-/spl kappa/ SONOS memory using TaN/Al/sub 2/O/sub 3//Ta/sub 2/O/sub 5//HfO/sub 2//Si structure for fast speed and long retention operationIEEE Transactions on Electron Devices, 2005
- Charge-trapping memory cell of SiO2∕SiN∕high-k dielectric Al2O3 with TaN metal gate for suppressing backward-tunneling effectApplied Physics Letters, 2005
- Hole energy dependent interface trap generation in MOSFET Si/SiO/sub 2/ interfaceIEEE Electron Device Letters, 2005
- Investigation and Modeling of Interface and Bulk Trap Generation During Negative Bias Temperature Instability of p-MOSFETsIEEE Transactions on Electron Devices, 2004
- Fabrication and program/erase characteristics of 30-nm SONOS nonvolatile memory devicesIEEE Transactions on Nanotechnology, 2003
- Dynamic recovery of negative bias temperature instability in p-type metal–oxide–semiconductor field-effect transistorsApplied Physics Letters, 2003
- Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturingJournal of Applied Physics, 2003