A Variation-aware Hold Time Fixing Methodology for Single Flux Quantum Logic Circuits
Open Access
- 1 August 2021
- journal article
- research article
- Published by Association for Computing Machinery (ACM) in ACM Transactions on Design Automation of Electronic Systems
- Vol. 26 (6), 1-17
- https://doi.org/10.1145/3460289
Abstract
Single flux quantum (SFQ) logic is a promising technology to replace complementary metal-oxide-semiconductor logic for future exa-scale supercomputing but requires the development of reliable EDA tools that are tailored to the unique characteristics of SFQ circuits, including the need for active splitters to support fanout and clocked logic gates. This article is the first work to present a physical design methodology for inserting hold buffers in SFQ circuits. Our approach is variation-aware, uses common path pessimism removal and incremental placement to minimize the overhead of timing fixes, and can trade off layout area and timing yield. Compared to a previously proposed approach using fixed hold time margins, Monte Carlo simulations show that, averaging across 10 ISCAS’85 benchmark circuits, our proposed method can reduce the number of inserted hold buffers by 8.4% with a 6.2% improvement in timing yield and by 21.9% with a 1.7% improvement in timing yield.Keywords
Funding Information
- Office of the Director of National Intelligence, Intelligence Advanced Research Projects Activity, via the U.S. Army Research Office (W911NF-17-1-0120)
This publication has 18 references indexed in Scilit:
- Exascale computing and big dataCommunications of the ACM, 2015
- On Timing ClosurePublished by Association for Computing Machinery (ACM) ,2014
- Energy-Efficient Superconducting Computing—Power Budgets and RequirementsIEEE Transactions on Applied Superconductivity, 2013
- Status of Superconductor Electronic Circuit Design SoftwareIEEE Transactions on Applied Superconductivity, 2012
- Energy-Efficient Single Flux Quantum TechnologyIEEE Transactions on Applied Superconductivity, 2011
- Review and comparison of RSFQ asynchronous methodologiesJournal of Physics: Conference Series, 2008
- Robust Extraction of Spatial CorrelationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007
- RSFQ TECHNOLOGY: PHYSICS AND DEVICESInternational Journal of High Speed Electronics and Systems, 2001
- Experimental investigation of local timing parameter variations in RSFQ circuitsIEEE Transactions on Applied Superconductivity, 1999
- RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systemsIEEE Transactions on Applied Superconductivity, 1991