Performance Evaluation of Different Topologies of SRAM and SRAM Memory Array Design at 180nm Technology
Open Access
- 28 February 2023
- journal article
- Published by Blue Eyes Intelligence Engineering and Sciences Engineering and Sciences Publication - BEIESP in International Journal of Engineering and Advanced Technology
- Vol. 12 (3), 1-10
- https://doi.org/10.35940/ijeat.c3983.0212323
Abstract
Memory circuits such as static random-access memory (SRAM) and dynamic random-access memory (DRAM) form an integral part of system design and contribute significantly to system-level power consumption. Memory operating speeds and power dissipation have become important parameters due to the explosive growth of battery-operated appliances and the increased integration of circuits Hence SRAMs with different topologies are examined in terms of parameters like propagation delay, Static Noise Margin (SNM), corner analysis, and static power dissipation by simulating using versatile tool cadence virtuoso at 180nm technology. Besides, topological performance comparison, the SRAM memory array has also been illustrated from 2×2, 4×4 to 8×8, thereby verifying the read and write modes of operation of SRAM.Keywords
This publication has 10 references indexed in Scilit:
- A Review on Performance Evaluation of Different Low Power SRAM Cells in Nano-Scale EraWireless Personal Communications, 2020
- Static Noise Margin of 6T and 8T SRAM Cell in 28-nm CMOSSSRN Electronic Journal, 2019
- Process Corners Analysis of Data Retention Voltage (DRV) for 6T, 8T, and 10T SRAM Cells at 45 nmIETE Journal of Research, 2017
- A Modified SRAM Based Low Power Memory DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2016
- Design and analysis of different types SRAM cell topologiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- A Comprehensive Comparison of Data Stability Enhancement Techniques With Novel Nanoscale SRAM Cells Under Parameter FluctuationsIEEE Transactions on Circuits and Systems I: Regular Papers, 2014
- Optimized SRAM cell design for high speed and low power applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Design and Analysis of Two Low-Power SRAM Cell StructuresIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009
- VLSI design and analysis of low power 6T SRAM cell using cadence toolPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Static-noise margin analysis of MOS SRAM cellsIEEE Journal of Solid-State Circuits, 1987