An improved instruction-level energy model for RISC microprocessors
- 1 June 2013
Abstract
The power and energy consumed by a chip have become primary design constraints for embedded systems and are largely affected by software. However, there is a gap between software and hardware that makes it hard to predict which code consumes the least power before running it. Therefore, it is vital to discover which factors affect a program's energy consumption. In this paper we present an instruction-level power model for a single core, in-order RISC processor architecture. We do not analyze each instruction individually, but we study the average power and running time instead. We find the power in a processor is nearly constant, no matter what instructions are run, but the IO port power is related to the behavior of the program. Furthermore, we provide a model that takes the cache miss rate into consideration.Keywords
This publication has 7 references indexed in Scilit:
- Static simulation: A method for power and energy estimation in embedded microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- Energy and Performance Model of a SPARC Leon3 ProcessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Measurements analysis of the software-related power consumption in microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Instruction level and operating system profiling for energy exposed softwareIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003
- Power analysis of a 32-bit embedded microcontrollerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A data dependent approach to instruction level power estimationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1999
- Power analysis of embedded software: a first step towards software power minimizationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994