Design space exploration for real-time embedded stream processors
- 3 September 2004
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 24 (4), 54-66
- https://doi.org/10.1109/mm.2004.25
Abstract
We explore tradeoffs between organization and number of ALUs and clock frequency in a stream processor. The tool provides candidate low-power configurations and estimates of their real-time performance. The tool relates instruction-level, subword, and data parallelism to functional units' organization and utilization. The exploration methodology is applicable to all embedded-processor designs in signal and media processing.Keywords
This publication has 13 references indexed in Scilit:
- Exploring the VLSI scalability of stream processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Media processing applications on the Imagine stream processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Power efficient mediaprocessors: design space explorationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- GaAs multiplier and adder designs for high-speed DSP applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A static power model for architectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Application-specific clustered VLIW datapaths: early exploration on a parameterized design spaceIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2002
- Implementation of scalable power and area efficient high-throughput Viterbi decodersIEEE Journal of Solid-State Circuits, 2002
- An integer linear programming based approach for parallelizing applications in on-chip multiprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An embedded 32-b microprocessor core for low-power and high-performance applicationsIEEE Journal of Solid-State Circuits, 2001
- Parameterized RTL power models for combinational soft macrosPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1999