MBBA: A Multi-Bandwidth Bus Arbiter for Hard Real-Time
- 1 August 2010
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2010 5th International Conference on Embedded and Multimedia Computing
Abstract
Multi-core architectures are being increasingly used in embedded systems as they offer several advantages: improved hardware integration, low thermal dissipation and reduced energy consumption, while they make it possible to improve the computing power. In order to run real-time software on a multicore architecture, computing the Worst-Case Execution Time of every thread should be achievable. This notably involves bounding memory latencies by employing a predictable bus arbiter. However, state-of-the-art techniques prove to be irrelevant to schedule unbalanced workloads in which some threads require more bus bandwidth than the other ones. This paper proposes a new bus arbitration scheme that ensures that the shared bus latencies can be upper bounded. Compared to other schemes that make the bus latencies predictable, like the Round-Robin protocol, our approach defines several levels of bandwidth to meet requirements that may vary from one thread to another. Experimental results (WCET estimates) show that the worst-case bus latency is noticeably shortened, compared to Round-Robin, for the cores with highest priority that get the largest bandwidth. The relevance of the scheme is shown through an example workload composed of various benchmarks.Keywords
This publication has 8 references indexed in Scilit:
- Dataflow models for shared memory access latency analysisPublished by Association for Computing Machinery (ACM) ,2009
- Hardware support for WCET analysis of hard real-time multicore systemsPublished by Association for Computing Machinery (ACM) ,2009
- Real-Time Scheduling Using Credit-Controlled Static-Priority ArbitrationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Improving the First-Miss Computation in Set-Associative Instruction CachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-ChipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Stall-Time Fair Memory Access Scheduling for Chip MultiprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Optimal TDMA time slot and cycle length allocation for hard real-time systemsPublished by Association for Computing Machinery (ACM) ,2006
- Distributed round-robin and first-come first-serve protocols and their applications to multiprocessor bus arbitrationACM SIGARCH Computer Architecture News, 1988