Implementation and Design of 32 Bit Floating-Point ALU on a Hybrid FPGA-ARM Platform
- 19 November 2019
- journal article
- Published by ACADEMY Saglik Hiz. Muh. Ins. Taah. Elekt. Yay. Tic. Ltd. Sti.
- Vol. 1 (1), 26-32
- https://doi.org/10.36937/ben.2020.001.005
Abstract
FPGAs have capabilities such as low power consumption, multiple I/O pins, and parallel processing. Because of these capabilities, FPGAs are commonly used in numerous areas that require mathematical computing such as signal processing, artificial neural network design, image processing and filter applications. From the simplest to the most complex, all mathematical applications are based on multiplication, division, subtraction, addition. When calculating, it is often necessary to deal with numbers that are fractional, large or negative. In this study, the Arithmetic Logic Unit (ALU), which uses multiplication, division, addition, subtraction in the form of IEEE754 32-bit floating-point number used to represent fractional and large numbers is designed using FPGA part of the Xilinx Zynq-7000 integrated circuit. The programming language used is VHDL. Then, the ALU designed by the ARM processor part of the same integrated circuit was sent by the commands and controlled.Keywords
This publication has 14 references indexed in Scilit:
- Efficient hardware implementation of radial basis function neural network with customized-precision floating-point operationsControl Engineering Practice, 2017
- ANN in Hardware with Floating Point and Activation Function Using Hybrid MethodsJournal of Computers, 2014
- Neural network training based on FPGA with floating point number format and it’s performanceNeural Computing & Applications, 2010
- 64-bit floating-point FPGA matrix multiplicationPublished by Association for Computing Machinery (ACM) ,2005
- Customizing 16-bit floating point instructions on a NIOS II processor for FPGA image and media processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Artificial Neural Networks Processor – A Hardware Implementation Using a FPGALecture Notes in Computer Science, 2004
- Quantitative analysis of floating point arithmetic on FPGA based custom computing machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A Library of Parameterized Floating-Point Modules and Their UseLecture Notes in Computer Science, 2002
- Automating Customisation of Floating-Point DesignsLecture Notes in Computer Science, 2002
- Programmable Logic: PLDs and FPGAsPublished by Springer Science and Business Media LLC ,1997