Folded down-conversion mixer for a 60 GHz receiver architecture in 65-nm CMOS technology

Abstract
We present the design of a folded down-conversion mixer which is incorporated at the final down-conversion stage of a 60 GHz receiver. The mixer employs an
Funding Information
  • National High-Tech R&D Program(863) of China (2011AA010200)

This publication has 15 references indexed in Scilit: