Quad-level cell NAND design and soft-bit generation for low-density parity-check decoding in system-level application
- 13 January 2018
- journal article
- physics and-biology
- Published by Springer Science and Business Media LLC in Wuhan University Journal of Natural Sciences
- Vol. 23 (1), 70-78
- https://doi.org/10.1007/s11859-018-1296-z
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Analysis of Intrinsic Charge Loss Mechanisms for Nanoscale nand Flash MemoryIEEE Transactions on Device and Materials Reliability, 2015
- Three-Dimensional 128 Gb MLC Vertical nand Flash Memory With 24-WL Stacked Layers and 50 MB/s High-Speed ProgrammingIEEE Journal of Solid-State Circuits, 2014
- Block-Wise Concatenated BCH Codes for NAND Flash MemoriesIEEE Transactions on Communications, 2014
- Rate-0.96 LDPC Decoding VLSI for Soft-Decision Error Correction of NAND Flash MemoryIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2013
- Study of P/E Cycling Endurance Induced Degradation in SANOS Memories Under NAND (FN/FN) OperationIEEE Transactions on Electron Devices, 2010
- Soft-bit decoding of regular low-density parity-check codesIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2005
- Introduction to flash memoryProceedings of the IEEE, 2003
- Low-density parity-check codesIEEE Transactions on Information Theory, 1962