Design and Implementation of Low Power High Speed Symmetric Decoder Structure for SDR Applications
- 31 December 2019
- journal article
- Published by Vandana Publications in International Journal of Engineering and Management Research
- Vol. 9 (6), 87-90
- https://doi.org/10.31033/ijemr.9.6.15
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Introduction to the Software-defined Radio ApproachIEEE Latin America Transactions, 2012
- Model-based software-defined radio(SDR) design using FPGAPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- A FPGA Partial Reconfiguration Design Approach for RASIP SDRPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- A Reconfigurable ASIP for Convolutional and Turbo Decoding in an SDR EnvironmentIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008
- A unified framework for tree search decoding: rediscovering the sequential decoderIEEE Transactions on Information Theory, 2006
- Software radios: Survey, critical evaluation and future directionsIEEE Aerospace and Electronic Systems Magazine, 1993