Low jitter design for quarter-rate CDR of 100Gb/s PAM4 optical receiver
- 10 August 2022
- journal article
- research article
- Published by Institute of Electronics, Information and Communications Engineers (IEICE) in IEICE Electronics Express
- Vol. 19 (15), 20220281
- https://doi.org/10.1587/elex.19.20220281
Abstract
In the ultra-high speed four-level pulse amplitude modulation (PAM4) optical receiver, the data phase jitter is deteriorated by inter-symbol interference (ISI), level transitions and sampling clock. This paper analyzed in detail the causes of phase jitter, and then proposed a novel PAM4 clock and data recovery (CDR) architecture. A three-lane quarter-rate phase detector with majority voter was employed to suppress the input phase jitter caused by discrete zero-crossings, and an optimized quadrature voltage-controlled oscillator (QVCO) was designed to provide stable and precise sampling clock. The PAM4 CDR was optimally designed based on IHP 0.13µm SiGe BiCMOS process, and the post-simulation results indicates that our CDR can operate properly at 100Gb/s with a peak-to-peak jitter of 5.52ps.Keywords
This publication has 28 references indexed in Scilit:
- A 51Gb/s, 320mW, PAM4 CDR with baud-rate sampling for high-speed optical interconnectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2017
- 56Gb/s PAM4 and NRZ SerDes transceivers in 40nm CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- A novel quarter-rate binary phase detector with inherent De-multiplexer and majority voterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- A low-power CDR using dynamic CML latches and V/I converter merged with XOR for half-rate linear phase detectionIEICE Electronics Express, 2014
- Design and Comparison of Three 20-Gb/s Backplane Transceivers for Duobinary, PAM4, and NRZ DataIEEE Journal of Solid-State Circuits, 2008
- A 75-GHz Phase-Locked Loop in 90-nm CMOS TechnologyIEEE Journal of Solid-State Circuits, 2008
- Analysis and modeling of bang-bang clock and data recovery circuitsIEEE Journal of Solid-State Circuits, 2004
- Jitter models for the design and test of Gbps-speed serial interconnectsIEEE Design & Test of Computers, 2004
- A 40-Gb/s clock and data recovery circuit in 0.18-μm CMOS technologyIEEE Journal of Solid-State Circuits, 2003
- A simple model of feedback oscillator noise spectrumProceedings of the IEEE, 1966