Reconfigurable Network-on-Chip based Convolutional Neural Network Accelerator
- 1 August 2022
- journal article
- research article
- Published by Elsevier BV in Journal of Systems Architecture
Abstract
No abstract availableKeywords
This publication has 54 references indexed in Scilit:
- FP-BNN: Binarized neural network on FPGANeurocomputing, 2018
- Rethinking NoCs for Spatial Neural Network AcceleratorsPublished by Association for Computing Machinery (ACM) ,2017
- A High-Performance Network-on-Chip Topology for Neuromorphic ArchitecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2017
- In-Datacenter Performance Analysis of a Tensor Processing UnitPublished by Association for Computing Machinery (ACM) ,2017
- Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAsPublished by Association for Computing Machinery (ACM) ,2017
- FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2017
- Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2016
- A high performance FPGA-based accelerator for large-scale convolutional neural networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2016
- EyerissACM SIGARCH Computer Architecture News, 2016
- 14.5 Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2016