Fast and accurate power annotated simulation: Application to a many-core architecture
- 1 September 2013
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2013 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)
Abstract
Power consumption is crucial in embedded systems, mainly because of the limited battery capacity and the problem of heat dissipation. The energy efficiency of System-on-Chips (SoCs) is optimized at both hardware and software level using simulation platforms. The challenge of these platforms lies in the tradeoff between accuracy and simulation speed for early architecture exploration and HW/SW validation. In the context of many-core systems in which heavy software stacks are executed, fast simulation platforms are required. In this paper, we present our power modeling approach of a complex many-core system to estimate the power consumption of software applications executed on it. We propose in particular a light and accurate power model for VLIW processors, as this kind of processor is commonly used in such systems. The power estimator we set up is part of a practical power characterization framework fully automated that includes low level simulations which are then used to back-annotate fast simulation models. Our case study is the STHORM accelerator, a clustered many-core architecture comprising dual-instruction issue processors, a complex memory hierarchy and DMA engines. Experimental results show that we can perform fast power estimations with an estimation error lower than 4% for the VLIW cores, which are the main source of power consumption, and less than 10% for the overall SoC platform, and for a simulation time overhead lower than 1%.Keywords
This publication has 13 references indexed in Scilit:
- Platform 2012, a many-core computing accelerator for embedded SoCsPublished by Association for Computing Machinery (ACM) ,2012
- Power Modeling and Characterization of Computing DevicesFoundations and Trends® in Electronic Design Automation, 2012
- On-line Power Optimization of Data Flow Multi-Core Architecture Based on Vdd-Hopping for Local Dynamic Voltage and Frequency ScalingJournal of Low Power Electronics, 2011
- A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clustersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- A Historical Survey of Geometric Computer VisionLecture Notes in Computer Science, 2011
- A Precise High-Level Power Consumption Model for Embedded Systems SoftwareEURASIP Journal on Embedded Systems, 2011
- Local Invariant Feature Detectors: A SurveyFoundations and Trends® in Computer Graphics and Vision, 2007
- Power monitors: a framework for system-level power estimation using heterogeneous power modelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Energy estimation and optimization of embedded VLIW processors based on instruction clusteringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Instruction level power analysis and optimization of softwareJournal of Signal Processing Systems, 1996