IMOSIM: Exploration tool for Instruction Memory Organisations based on accurate cycle-level energy modelling
- 1 December 2012
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)
Abstract
The energy budget of embedded instruction-set processor platforms is significantly affected by the Instruction Memory Organisation. Due to the fact that the design space of the enhancements for reducing the energy consumption of this component is huge, this paper proposes a high-level energy estimation tool that, for a given application and compiler, allows the exploration not only of architectural and compiler configurations, but also of code transformations that are related to the Instruction Memory Organisation. The proposed tool, with a mean error of 3.95%, achieves reductions in time and effort to explore the design space of the Instruction Memory Organisation.Keywords
This publication has 11 references indexed in Scilit:
- Run-time self-tuning banked loop buffer architecture for power optimization of dynamic workload applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Ultra-Low Energy Domain-Specific Instruction-Set ProcessorsPublished by Springer Science and Business Media LLC ,2010
- Ultra low power application specific instruction-set processor design for a cardiac beat detector algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- MPSoC power estimation framework at transaction level modelingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread ApplicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- PowerViPPublished by Association for Computing Machinery (ACM) ,2006
- Power monitors: a framework for system-level power estimation using heterogeneous power modelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A distributed control path architecture for VLIW processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Factoring wavelet transforms into lifting stepsJournal of Fourier Analysis and Applications, 1998
- Instruction buffering to reduce power in processors for signal processingIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1997