A low resource consumption Arbiter PUF improved switch component design for FPGA
Open Access
- 1 May 2022
- journal article
- Published by IOP Publishing in Journal of Physics: Conference Series
- Vol. 2221 (1)
- https://doi.org/10.1088/1742-6596/2221/1/012011
Abstract
Aiming at the problems of poor uniqueness and high resource consumption of slice after the implementation of Arbiter physical unclonable function (Arbiter PUF) on field programmable gate array (FPGA), a new improved scheme of switch component structure is proposed. The switch component structure of the improved scheme adopts the parallel-connected mode to improve the uniqueness of the circuit, which avoids the cross-connected mode unable to achieve symmetrical layout on FPGA. At the same time, the improved scheme uses lookup tables to construct the structure of programmable delay line (PDL) with a multiplexer (MUX), which can reduce the internal resource consumption of slice while receiving the same 64-bit challenges. The improved scheme was tested on FPGA boards, the uniqueness and steadiness of different switch component schemes are compared and analyzed, and the feasibility of the improved scheme is verified. The results show that in the generation of Arbiter PUF, compared with the conventional scheme, the improved scheme reduces the resource consumption and improves the uniqueness by 22.2%; Compared with the MUX + MUX scheme, the improved scheme saves 50% of resource consumption while maintaining good uniqueness.This publication has 6 references indexed in Scilit:
- System Level Protection Against Side-Channel Attack Using High Performance Virtual Secure Circuit for Cryptographic ProcessorWireless Personal Communications, 2019
- A PUF-based unified identity verification framework for secure IoT hardware via device authenticationWorld Wide Web, 2019
- A Comprehensive FPGA-Based Assessment on Fault-Resistant AES against Correlation Power Analysis AttackJournal of Electronic Testing, 2016
- A New Arbiter PUF for Enhancing Unpredictability on FPGAThe Scientific World Journal, 2015
- Extracting secret keys from integrated circuitsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2005
- A technique to build a secret key in integrated circuits for identification and authentication applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004