Power Efficient UART Desing Using Capactive Load on Different Nanometer Technology FPGA
Published: 31 July 2019
Gyancity Journal of Engineering and Technology
,
Volume 5,
pp 1-13; doi:10.21058/gjet.2019.52001
Click here to see the statistics on "Gyancity Journal of Engineering and Technology" .