New Search

Show more
Advanced search
Export article

Power Efficient UART Desing Using Capactive Load on Different Nanometer Technology FPGA

Keshav Kumar, D M Akbar Hussain, Sciprofile linkBishwajeet Pandey
Published: 31 July 2019
 by  Gyancity Research Lab
 in Gyancity Journal of Engineering and Technology
Gyancity Journal of Engineering and Technology , Volume 5, pp 1-13; doi:10.21058/gjet.2019.52001

Publisher Website
Google Scholar

Share this article

Click here to see the statistics on "Gyancity Journal of Engineering and Technology" .
For questions or feedback, please reach us at support___at___scilit.net
© 2019 MDPI (Basel, Switzerland) unless otherwise stated
Terms and Conditions