Methods and Analysis of Automated Trace Alignment Under Power Obfuscation in Side Channel Attacks
- 2 July 2021
- journal article
- research article
- Published by Springer Science and Business Media LLC in Journal of Hardware and Systems Security
- Vol. 5 (2), 127-142
- https://doi.org/10.1007/s41635-021-00117-1
Abstract
No abstract availableKeywords
Funding Information
- Army Research Office (W911NF-16-1-0130)
This publication has 32 references indexed in Scilit:
- A Practical Methodology for Measuring the Side-Channel Signal Available to the Attacker for Instruction-Level EventsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2014
- A Quantitative, Experimental Approach to Measuring Processor Side-Channel SecurityIEEE Micro, 2013
- Practical comparison of differential power analysis techniques on an ASIC implementation of the AES algorithmPublished by Institution of Engineering and Technology (IET) ,2009
- A table masking countermeasure for low-energy secure embedded systemsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006
- An AES Smart Card Implementation Resistant to Power Analysis AttacksLecture Notes in Computer Science, 2006
- Correlation Power Analysis with a Leakage ModelLecture Notes in Computer Science, 2004
- Template AttacksLecture Notes in Computer Science, 2003
- Smartly Analyzing the Simplicity and the Power of Simple Power Analysis on SmartcardsLecture Notes in Computer Science, 2000
- Using Second-Order Power Analysis to Attack DPA Resistant SoftwareLecture Notes in Computer Science, 2000
- Differential Power AnalysisLecture Notes in Computer Science, 1999