12 bits, 40MS/s, low power pipelined SAR ADC
- 1 August 2014
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)
Abstract
This paper presents a low power SAR ADC utilizing pipelining to increase the resolution up to 12 bits while maintaining a high speed sampling rate. Novel system level modifications and also new comparator architecture are proposed to optimize the power consumption. The ADC is designed and simulated in 0.18um CMOS technology by 1.2v supply voltage consuming 4.5mW power at 40MS/s sampling rate. The results indicates an effective number of bits (ENOB) of 11.04 bit and a challenging FOM of 54.9 fj/conversion which verifies the competence of proposed method.Keywords
This publication has 9 references indexed in Scilit:
- An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DACIEEE Journal of Solid-State Circuits, 2012
- New Operational Transconductance Amplifiers using current boostingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- A 10-bit, 40-MS/s, 1.21 mW Pipelined SAR ADC Using Single-Ended 1.5-bit/cycle Conversion TechniqueIEEE Journal of Solid-State Circuits, 2011
- A SAR-Assisted Two-Stage Pipeline ADCIEEE Journal of Solid-State Circuits, 2011
- A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOSIEEE Journal of Solid-State Circuits, 2010
- A two-stage pipelined passive charge-sharing SAR ADCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- An Analysis of Latch Comparator Offset Due to Load Capacitor MismatchIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2006
- Pipeline of successive approximation converters with optimum power merit factorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Pseudo C-2C ladder-based data converter techniqueIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001