Low Power ALU using Wave Shaping Diode Adiabatic Logic
Open Access
- 30 September 2022
- journal article
- Published by Lattice Science Publication (LSP) in Indian Journal of VLSI Design
- Vol. 1 (4), 1-4
- https://doi.org/10.54105/ijvlsid.d1209.091422
Abstract
The evolution of portable electronic devices and their widespread application has led to an increased focus on power dissipation as one of the critical parameters. An increase in functionality requirement and design complexity on a single chip has resulted in increased power dissipation. High power dissipation has motivated study and innovation on low power circuit design techniques. Adiabatic logic has been studied as one of the design techniques to reduce power dissipation by reusing the power that was getting dissipated in conventional designs. This paper presents the application of Wave Shaping Diode Adiabatic Logic (WSDAL) to implement an ALU and analyse the improvement in power dissipation as compared to the conventional CMOS design. The WSDAL design uses a slow and time-fluctuating 2-phase sinusoidal Power Clock (PC), which supplies power as well as a clock to the designs. WSDAL uses an Ultra-Low Power Diode (ULPD) structure that operates as a wave shaping device and reduces glitches at the output. The design has been implemented in OrCAD Capture and simulated using Pspice in TSMC 180nm technology. The simulations were performed at 200MHz PC frequency and power dissipation was studied over a range of voltages from 1.4V to 2.2V. The simulations show that WSDAL ALU dissipates less power than the CMOS design. This study indicates that WSDAL-based designs have the potential to be deployed for power dissipation reduction in portable devices.Keywords
This publication has 10 references indexed in Scilit:
- VLSI implementation of Wave Shaping Diode based Adiabatic Logic (WSDAL)International Journal of Electronics, 2020
- Comparative analysis of adiabatic logic challenges for low power CMOS circuit designsMicroprocessors and Microsystems, 2018
- Design of Low Power VLSI Circuits Using Two Phase Adiabatic Dynamic Logic (2PADL)Journal of Circuits, Systems and Computers, 2017
- A NEW CASCADABLE ADIABATIC LOGIC TECHNIQUEElectrical and Electronics Engineering: An International Journal, 2016
- Adiabatic technique for fat tree decoder to be used in flash ADCsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- A partially-adiabatic energy-efficient logic family as a power analysis attack countermeasurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- Low Leakage SOI CMOS Static Memory Cell With Ultra-Low Power DiodeIEEE Journal of Solid-State Circuits, 2007
- Pass-transistor adiabatic logic using single power-clock supplyIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1997
- Positive feedback in adiabatic logicElectronics Letters, 1996
- Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuitsIEEE Journal of Solid-State Circuits, 1984