A Secure Scan Controller for Protecting Logic Locking
- 1 July 2020
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The globalized supply chain in the Integrated Circuit (IC) industry raises several security concerns such as overproduction, IP piracy and Hardware Trojan insertion. Logic locking has emerged as a potential countermeasure to address these issues. However, its efficiency is challenged by various attacks, especially oracle-guided attacks based on Boolean Satisfiability (SAT) solvers. These attacks rely on the possibility for an attacker to control and observe in the field the internal state of a functional IC, which acts as an oracle. This ability to control/observe the IC states is offered by scan chains, typically used for IC production testing. In this paper, we propose a method, complementary to logic locking, to prevent such attacks. This method introduces a scan chain controller with a key-based authentication mechanism, in order to prevent unauthorized access to the scan chains once the IC is deployed in the field. The solution can be coupled with any logic locking technique at the cost of negligible area overhead. Furthermore, it is secure against state-of-the-art attacks and supports full testing.Keywords
This publication has 28 references indexed in Scilit:
- SARLock: SAT attack resistant logic lockingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2016
- Activation of Logic Encrypted Chips: Pre-Test or Post-Test?Published by Research Publishing Services ,2016
- On Improving the Security of Logic LockingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015
- Evaluating the security of logic encryption algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- Security analysis of integrated circuit camouflagingPublished by Association for Computing Machinery (ACM) ,2013
- Secured Flipped Scan-Chain Model for Crypto-ArchitectureIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007
- Design for TestabilityPublished by Elsevier BV ,2006
- Test Control for Secure Scan DesignsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- RT-level ITC'99 benchmarks and first ATPG resultsIEEE Design & Test of Computers, 2000
- Watermarking techniques for intellectual property protectionPublished by Association for Computing Machinery (ACM) ,1998