ANALYSIS OF THE USE OF THE HIGHLY EFFECTIVE IMPLEMENTATION OF THE SHA-512 HASH FUNCTIONS FOR THE DEVELOPMENT OF SOFTWARE SYSTEMS
Open Access
- 1 January 2019
- journal article
- Published by Borys Grinchenko Kyiv University in Cybersecurity: Education, Science, Technique
- Vol. 3 (3), 112-121
- https://doi.org/10.28925/2663-4023.2019.3.112121
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- A Novel High - Throughput Implementation of a Partially Unrolled SHA-512Published by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Optimisation of the SHA-2 Family of Hash Functions on FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Improving SHA-2 Hardware ImplementationsLecture Notes in Computer Science, 2006
- Hardware implementation analysis of SHA-256 and SHA-512 algorithms on FPGAsComputers and Electrical Engineering, 2005
- An ASIC design for a high speed implementation of the hash function SHA-256 (384, 512)Published by Association for Computing Machinery (ACM) ,2004
- On the hardware implementations of the SHA-2 (256, 384, 512) hash functionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Efficient single-chip implementation of SHA-384 and SHA-512Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Comparative Analysis of the Hardware Implementations of Hash Functions SHA-1 and SHA-512Lecture Notes in Computer Science, 2002