SODA
- 2 November 2020
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM)
Abstract
Next-generation systems, such as edge devices, will have to provide efficient processing of machine learning (ML) algorithms, along with several metrics, including energy, performance, area, and latency. However, the quickly evolving field of ML makes it extremely difficult to generate accelerators able to support a wide variety of algorithms. Simultaneously, designing accelerators in hardware description languages (HDLs) by hand is laborious and time-consuming, and does not allow quick exploration of the design space. This paper discusses the SODA synthesizer, an automated open-source high-level ML framework-to-Verilog compiler targeting ML Application-Specific Integrated Circuits (ASICs) chiplets based on the LLVM infrastructure. The SODA synthesizers will allow implementing optimal designs by combining templated and fully tunable IPs and macros, and fully custom components generated through high-level synthesis. All these components will be provided through an extendable resource library, characterized by commercial and open-source logic design flows. Through a closed-loop design space exploration engine, developers will quickly explore their hardware designs along different dimensions.Keywords
This publication has 18 references indexed in Scilit:
- HalideCommunications of the ACM, 2017
- Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2017
- PlasticinePublished by Association for Computing Machinery (ACM) ,2017
- From high-level deep neural models to FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2016
- EyerissACM SIGARCH Computer Architecture News, 2016
- TABLA: A unified template-based framework for accelerating statistical machine learningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2016
- PuDianNaoPublished by Association for Computing Machinery (ACM) ,2015
- SpiNNakerACM Journal on Emerging Technologies in Computing Systems, 2011
- Ant Colony Heuristic for Mapping and Scheduling Tasks and Communications on Heterogeneous Embedded SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2010
- Improving evolutionary exploration to area-time optimization of FPGA designsJournal of Systems Architecture, 2008