Lagniappe: Multi-* Programming Made Simple
- 1 August 2007
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2007 16th International Conference on Computer Communications and Networks
- No. 10952055,p. 173-178
- https://doi.org/10.1109/icccn.2007.4317815
Abstract
The emergence of multi -processor, multi-threaded architectures (referred to as multi-* architectures) facilitates the design of high-throughput request processing systems (e.g., multiservice routers for GENI, intrusion detection systems, graphics and gaming systems, as well as high-throughput web servers and transaction processing systems). Because of the challenges in programming such architectures, realizing this promise has proved to be difficult. In this paper, we describe the design of Lagniappe, a programming environment that simplifies the design of portable, high-throughput applications on multi-* architectures. Lagniappe uses a hybrid programming model: it combines a procedural specification (e.g., in C++) of the basic operators for processing requests with a declarative specification - expressed using a model-driven development framework - of the various features of the operators and the target hardware platform. Using the declarative specification, the Lagniappe programming environment automates the mapping of applications onto the multi-* platform, performs dynamic allocation of resources to operators, and ensures efficient and coherent accesses to persistent, shared state.Keywords
This publication has 14 references indexed in Scilit:
- Reconfigurable Resource Scheduling with Variable Delay BoundsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A proposed architecture for the GENI backbone platformPublished by Association for Computing Machinery (ACM) ,2006
- Processor Scheduler for Multi-Service RoutersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Xbox 360 System ArchitectureIEEE Micro, 2006
- Niagara: A 32-Way Multithreaded Sparc ProcessorIEEE Micro, 2005
- Power Efficient Processor Architecture and The Cell ProcessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The GPU enters computing's mainstreamComputer, 2003
- Taming the IXP network processorPublished by Association for Computing Machinery (ACM) ,2003
- SEDAPublished by Association for Computing Machinery (ACM) ,2001
- The click modular routerACM Transactions on Computer Systems, 2000