An up to 35 dBc/Hz Phase Noise Improving Design Methodology for Differential-Ring-Oscillators Applied in Ultra-Low Power Systems
- 18 January 2021
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM) in Proceedings of the 26th Asia and South Pacific Design Automation Conference
Abstract
This work presents a novel control loop concept to adjust dynamically a differential ring oscillators (DRO) biasing in order to improve the phase noise performance (PN) in the ultra-low-power domain. Applying this proposed feedback system on any DRO with a tail current source is possible. The following paper presents the proposed concept and includes measurements of a 180 nm CMOS integrated prototype system, which underlines the feasibility of the discussed idea. Measurements show an up to 35 dBc/Hz phase noise improvement with an active control loop. Moreover, the tuning range of the implemented ring oscillator is extended by about 430 % compared to fixed bias operation. These values are measured at a minimum oscillation power consumption of 55 pW/Hz. University LSI Design Contest ASP-DAC 2021Keywords
This publication has 5 references indexed in Scilit:
- Internet of Everything: A Large-Scale Autonomic IoT GatewayIEEE Transactions on Multi-Scale Computing Systems, 2017
- CMOS Differential Ring Oscillators: Review of the Performance of CMOS ROs in Communication SystemsIEEE Microwave Magazine, 2013
- Selective Gas Sensing with a Single Pristine Graphene TransistorNano Letters, 2012
- A 700uA, 405MHz fractional-N All digital frequency-locked loop for MICS band applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- Amperometric Gas Sensor Response TimesAnalytical Chemistry, 1998