A power constrained approximate multiplier with a high level of configurability
- 1 April 2022
- journal article
- research article
- Published by Elsevier BV in Microprocessors and Microsystems
Abstract
No abstract availableKeywords
This publication has 20 references indexed in Scilit:
- Low-Power Approximate Multipliers Using Encoded Partial Products and Approximate CompressorsIEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2018
- Approximate Multipliers Based on Inexact Adders for Energy Efficient Data ProcessingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2017
- Design of Approximate Radix-4 Booth Multipliers for Error-Tolerant ComputingInternational Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2017
- Design of Power and Area Efficient Approximate MultipliersIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017
- RAP-CLA: A Reconfigurable Approximate Carry Look-Ahead AdderIEEE Transactions on Circuits and Systems II: Express Briefs, 2016
- Architectural-space exploration of approximate multipliersPublished by Association for Computing Machinery (ACM) ,2016
- Approximate Computing: A SurveyIEEE Design & Test, 2015
- Design and Application of Faithfully Rounded and Truncated Multipliers With Combined Deletion, Reduction, Truncation, and RoundingIEEE Transactions on Circuits and Systems II: Express Briefs, 2011
- Truncated Binary Multipliers With Variable Correction and Minimum Mean Square ErrorIEEE Transactions on Circuits and Systems I: Regular Papers, 2009
- Ultra Low-Voltage Low-Power CMOS 4-2 and 5-2 Compressors for Fast Arithmetic CircuitsIEEE Transactions on Circuits and Systems I: Regular Papers, 2004