Design of Various Low Power and Highspeed Full Adder Designs using 45nm Cmos Technology
Open Access
- 30 April 2022
- journal article
- Published by Blue Eyes Intelligence Engineering and Sciences Engineering and Sciences Publication - BEIESP in International Journal of Innovative Technology and Exploring Engineering
- Vol. 11 (5), 21-26
- https://doi.org/10.35940/ijitee.e9848.0411522
Abstract
This project visualizes the different designs of Full Adder (FADDR) circuits. These FADDR circuits are designed mainly to reduce the power and delay factors. If these two factors are minimized then automatically the power delay product (PDP) gets minimized. In addition, to design the FADDR, we used multiplexer. So, that the FADDR transistor count gets reduced. Here in this FADDR implementation, it is designed with different transistors count and the factors like power consumption propagation delay and power delay product (PDP) constraints are tabulated with different transistor count of FADDR designs. Then the power consumption and propagation delay factors get reduced. The designs are simulated by using 45nm CMOS technology in Cadence Virtuoso tool.Keywords
This publication has 26 references indexed in Scilit:
- Synchronous 8-bit Non-Volatile Full-Adder based on Spin Transfer Torque Magnetic Tunnel JunctionIEEE Transactions on Circuits and Systems I: Regular Papers, 2015
- A Low Power and High Sensing Margin Non-Volatile Full Adder Using Racetrack MemoryIEEE Transactions on Circuits and Systems I: Regular Papers, 2015
- Interpreting Echo Statistics of Three Distinct Clutter Classes Measured With a Midfrequency Active Sonar: Accounting for Number of Scatterers, Scattering Statistics, and Beampattern EffectsIEEE Journal of Oceanic Engineering, 2014
- Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder CircuitIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014
- Efficient Broadband Current-Mode Adder- Quantizer Design for Continuous-Time Sigma–Delta ModulatorsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014
- Low-power single-bit full adder cellsCanadian Journal of Electrical and Computer Engineering, 2003
- Binary adders of multigate single-electron transistors: specific design using pass-transistor logicIEEE Transactions on Nanotechnology, 2002
- A 64-bit carry look ahead adder using pass transistor BiCMOS gatesIEEE Journal of Solid-State Circuits, 1996
- An 800-MHz 1-μm CMOS pipelined 8-b adder using true single-phase clocked logic-flip-flopsIEEE Journal of Solid-State Circuits, 1996
- A 200 MHz CMOS pipelined multiplier-accumulator using a quasi-domino dynamic full-adder cell designIEEE Journal of Solid-State Circuits, 1993