Architectural frameworks for MPP systems on a chip
- 22 March 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in International Parallel and Distributed Processing Symposium (IPDPS 2003)
Abstract
Advances in fabrication techniques are now enabling new hybrid CPU/FFPGA computing resources to be integrated onto a single chip. While these new hybrids promise significant performance increases through the customization of massive gate level parallelism, their full potential will not be reached until a suitable computational framework has been developed. We believe that the computational framework should provide a unified model that brings the FPGA and CPU based components under a common programming model for MPP developers. In this paper, we discuss extending the thread programming model to support hybrid CPU and FPGA computational components to allow systems programmers to access the MPP level of parallelism potential of the FPGA, but within a familiar and understood programming model. Author(s) Andrews, D. Inf. Technol. & Telecommun. Center, Kansas Univ., Lawrence, KS, USA Niehaus, D.Keywords
This publication has 10 references indexed in Scilit:
- Implementing a general real-time scheduling framework in the RED-Linux real-time kernelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The Spring scheduling co-processor: Design, use, and performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The Stanford FLASH multiprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Monsoon: an explicit token-store architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A firm real-time system implementation using commercial off-the-shelf hardware and free softwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Stream-oriented FPGA computing in the Streams-C high level languagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The spring scheduling coprocessor: a scheduling acceleratorIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1999
- The Spring System: Integrated Support for Complex Real-Time SystemsPublished by Springer Science and Business Media LLC ,1999
- Malleable architecture generator for FPGA computingPublished by SPIE-Intl Soc Optical Eng ,1996
- TPublished by Association for Computing Machinery (ACM) ,1992