1st-Order to 2nd-Order Threshold Logic Gate Transformation with an Enhanced ILP-based Identification Method
- 18 January 2021
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM) in Proceedings of the 26th Asia and South Pacific Design Automation Conference
Abstract
This paper introduces a method to enhance an integer linear programming (ILP)-based method for transforming a 1st-order threshold logic gate (1-TLG) to a 2nd-order TLG (2-TLG) with lower area cost. We observe that for a 2-TLG, most of the 2nd-order weights (2-weights) are zero. That is, in the ILP formulation, most of the variables for the 2-weights could be set to zero. Thus, we first propose three sufficient conditions for transforming a 1-TLG to a 2-TLG by extracting 2-weights. These extracted weights are seen to be more likely non-zero. Then, we simplify the ILP formulation by eliminating the non-extracted 2-weights to speed up the ILP solving. The experimental results show that, to transform a set of 1-TLGs to 2-TLGs, the enhanced method saves an average of 24% CPU time with only an average of 1.87% quality loss in terms of the area cost reduction rate.Keywords
Funding Information
- Ministry of Science and Technology, Taiwan (MOST 109-2221-E-155-047-MY2)
This publication has 12 references indexed in Scilit:
- Effective Logic Synthesis for Threshold Logic Circuit DesignIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018
- A new method to identify threshold logic functionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2017
- Analytic approaches to the collapse operation and equivalence verification of threshold logic circuitsPublished by Association for Computing Machinery (ACM) ,2016
- A Survey of Memristive Threshold Logic CircuitsIEEE Transactions on Neural Networks and Learning Systems, 2016
- Identification of Threshold Functions and Synthesis of Threshold NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2011
- Automatic Test Generation for Combinational Threshold Logic NetworksIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008
- SAT-based equivalence checking of threshold logic designs for nanotechnologiesPublished by Association for Computing Machinery (ACM) ,2008
- A New Decomposition Algorithm for Threshold Synthesis and Generalization of Boolean FunctionsIEEE Transactions on Circuits and Systems I: Regular Papers, 2008
- The threshold order of a Boolean functionDiscrete Applied Mathematics, 1991
- Single stage threshold logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1961