PUF-Based Secure Test Wrapper for SoC Testing
- 1 July 2018
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
Abstract
The increased testability and observability due to test structures make chips vulnerable to side channel attacks. The intention of side channel attack are leaking secret keys used in cryptographic cores and getting access to trade related sensitive information stored in chips. Several countermeasures against test based side-channel attacks are available in research literature. One such countermeasure scheme is password based access protection to IEEE 1500 test wrapper, such that only an authentic user with valid password is allowed to access the test structures. IEEE 1500 is a core test standard for enabling the streamlined test integration and test reuse. The trust model of existing schemes assume outsourced assembly and test (OSAT) centre are completely trusted and design house will share secret keys to unlock the IEEE 1500 wrapper during testing. In this paper, we propose a Physical Unclonable Function (PUF) based technique incorporating challenge-response to support comprehensive test security in which there is no need for design house to share secret keys with untrusted OSAT centre to unlock the scan chains. The proposed scheme comes at the cost of reasonable area and performance overhead.Keywords
This publication has 8 references indexed in Scilit:
- A Modified RO-PUF with Improved Security Metrics on FPGAPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2016
- Test Versus Security: Past and PresentIEEE Transactions on Emerging Topics in Computing, 2014
- Security Analysis of Industrial Test Compression SchemesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2013
- Are advanced DfT structures sufficient for preventing scan-attacks?Published by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- PUF-based secure test wrapper design for cryptographic SoC testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- A Secure Test Wrapper Design Against Internal and Boundary Scan Attacks for Embedded CoresIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2010
- Partial Scan Approach for Secret Information ProtectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI CircuitsPublished by Springer Science and Business Media LLC ,2002