Design of Low Power and High-Speed Cmos D Flipflop using Supply Voltage Level (SVL) Methods
Open Access
- 30 April 2022
- journal article
- Published by Blue Eyes Intelligence Engineering and Sciences Engineering and Sciences Publication - BEIESP in International Journal of Innovative Technology and Exploring Engineering
- Vol. 11 (5), 32-36
- https://doi.org/10.35940/ijitee.e9850.0411522
Abstract
This Project details about the design of D Flip Flop (DFPFP). This D Flip Flop circuit is analyzed by using the supply voltage level methods. These methods are used mainly to suppress the power consumption caused due to leakage currents. In addition, because of this implemented technique, the time taken for battery backup, and the supply voltage given at standby mode gets minimized. The projected circuit uses a smaller number of transistors, such that power consumption and leakage currents are in prior limit. Mainly, the CMOS D Flip Flops are designed to use them in binary counters, shift registers, Analog and Digital circuit designs. And this circuit design is implemented in 45nm CMOS Technology Cadence Virtuoso Tool.Keywords
This publication has 23 references indexed in Scilit:
- Multiplexing Sense-Amplifier-Based Magnetic Flip-Flop in a 28-nm FDSOI TechnologyIEEE Transactions on Nanotechnology, 2015
- Ultra Low Power Magnetic Flip-Flop Based on Checkpointing/Power Gating and Self-Enable MechanismsIEEE Transactions on Circuits and Systems I: Regular Papers, 2014
- A 0.5-V power-supply scheme for low-power system LSIs using multi-V/sub th/ SOI CMOS technologyIEEE Journal of Solid-State Circuits, 2003
- A MOS approach to CMOS DET flip-flop designIEEE Transactions on Circuits and Systems I: Regular Papers, 2002
- New dynamic flip-flops for high-speed dual-modulus prescalerIEEE Journal of Solid-State Circuits, 1998
- A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flopsIEEE Journal of Solid-State Circuits, 1996
- A 1.8-GHz CMOS low-phase-noise voltage-controlled oscillator with prescalerIEEE Journal of Solid-State Circuits, 1995
- Fast-transient susceptibility of a D-type flip-flopIEEE Transactions on Electromagnetic Compatibility, 1995
- A 200 MHz 13 mm/sup 2/ 2-D DCT macrocell using sense-amplifying pipeline flip-flop schemeIEEE Journal of Solid-State Circuits, 1994
- Double-edge-triggered D-flip-flops for high-speed CMOS circuitsIEEE Journal of Solid-State Circuits, 1991