Design and Comparative Analysis of High Speed and Low Power ALU Using RCA and Sklansky Adders for High-Performance Systems
Open Access
- 9 April 2022
- journal article
- Published by Engineering, Technology & Applied Science Research in Engineering, Technology & Applied Science Research
- Vol. 12 (2), 8426-8430
- https://doi.org/10.48084/etasr.4817
Abstract
This study examines how different initial design decisions affect the area, timing, and power of technology-mapped designs. ASIC design flow, tools used during the flow, and the factors to consider to maximize the performance and power ratio are discussed. The ALU (Arithmetic Logic Unit) is a fundamental part of all processors. In this study, two ALUs were implemented using two different types of adder circuits: a Ripple Carry Adder (RCA) and a Sklansky adder. The Cadence EDA tools were used for the implementation. A comparative analysis was conducted for the two designed ALUs in terms of area, power, and timing analysis. The ALU design was also used as an example to examine the whole workflow front-end wise by constructing a block schematic and back-end wise by floorplanning, placing, and routing the physical design.Keywords
This publication has 34 references indexed in Scilit:
- Progress and Challenges in VLSI Placement ResearchProceedings of the IEEE, 2015
- Advanced ALU with inbuilt selection modules for Genetic Algorithm processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- An optimum VLSI design of a 16-BIT ALUPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- Impact of transistor model accuracy on harmonic spectra emitted by logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2014
- Comparative analysis and design of harmonic aware low-power latches and flip-flopsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2014
- Timing- and power-driven ALU design training using spreadsheet-based arithmetic explorationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2014
- Design of High Speed Adders Using CMOS and Transmission Gates in Submicron Technology: A Comparative StudyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Fast Ripple-Carry Adders in Standard-Cell CMOS VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Carry-select adder using single ripple-carry adderElectronics Letters, 1998
- A 1.5-ns 32-b CMOS ALU in double pass-transistor logicIEEE Journal of Solid-State Circuits, 1993