Ultra low-power 12-bit SAR ADC for RFID applications
- 1 March 2010
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)
- p. 1071-1075
- https://doi.org/10.1109/date.2010.5456968
Abstract
The design and first measuring results of an ultra-low power 12 bit Successive-Approximation ADC for autonomous multi-sensor systems are presented. The comparator and the DAC are optimised for the lowest power consumption. The proposed design has a power consumption of 0.52 ¿W at a bitclock of 50-kHz and of 0.85 ¿W at 100-kHz with a 1.2-V supply. As far as we know, the Figure-of-Merit of 66 fJ/convertion-step is the best reported so far. The ADC was realised in the NXP CMOS 0.14 ¿m technology with an area of 0.35 mm2. Only four metal layers were used in order to allow 3D integration of the sensors.Keywords
This publication has 5 references indexed in Scilit:
- Low power 12-bit SAR ADC for autonomous wireless sensors network interfacePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor NodesIEEE Journal of Solid-State Circuits, 2007
- Efficient Calibration through Statistical Behavioral Modeling of a High-Speed Low-Power ADCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- RFID: a technical overview and its application to the enterpriseIT Professional, 2005
- Enabling ubiquitous sensing with RFIDComputer, 2004