PERI
Open Access
- 14 April 2021
- journal article
- research article
- Published by Association for Computing Machinery (ACM) in ACM Transactions on Architecture and Code Optimization
- Vol. 18 (3), 1-26
- https://doi.org/10.1145/3446210
Abstract
Owing to the failure of Dennard’s scaling, the past decade has seen a steep growth of prominent new paradigms leveraging opportunities in computer architecture. Two technologies of interest are Posit and RISC-V. Posit was introduced in mid-2017 as a viable alternative to IEEE-754, and RISC-V provides a commercial-grade open source Instruction Set Architecture (ISA). In this article, we bring these two technologies together and propose a Configurable Posit Enabled RISC-V Core called PERI. The article provides insights on how the Single-Precision Floating Point (“F”) extension of RISC-V can be leveraged to support posit arithmetic. We also present the implementation details of a parameterized and feature-complete posit Floating Point Unit (FPU). The configurability and the parameterization features of this unit generate optimal hardware, which caters to the accuracy and energy/area tradeoffs imposed by the applications, a feature not possible with IEEE-754 implementation. The posit FPU has been integrated with the RISC-V compliant SHAKTI C-class core as an execution unit. To further leverage the potential of posit, we enhance our posit FPU to support two different exponent sizes (with posit-size being 32-bits), thereby enabling multiple-precision at runtime. To enable the compilation and execution of C programs on PERI, we have made minimal modifications to the GNU C Compiler (GCC), targeting the “F” extension of the RISC-V. We compare posit with IEEE-754 in terms of hardware area, application accuracy, and runtime. We also present an alternate methodology of integrating the posit FPU with the RISC-V core as an accelerator using the custom opcode space of RISC-V.Keywords
Funding Information
- DST-FIST program (2016)
This publication has 28 references indexed in Scilit:
- A transprecision floating-point platform for ultra-low power computingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2018
- Be more familiar with our enemies and pave the way forward: A review of the roles bugs played in software failuresJournal of Systems and Software, 2017
- Open-Source Variable-Precision Floating-Point Library for Major Commercial FPGAsACM Transactions on Reconfigurable Technology and Systems, 2016
- SHAKTI Processors: An Open-Source Hardware InitiativePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2016
- PULP: A parallel ultra low power platform for next generation IoT applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- Cramming more components onto integrated circuits, Reprinted from Electronics, volume 38, number 8, April 19, 1965, pp.114 ff.IEEE Solid-State Circuits Society Newsletter, 2006
- Architecture and software support in IBM S/390 Parallel Enterprise Servers for IEEE Floating-Point arithmeticIBM Journal of Research and Development, 1999
- The JPEG still picture compression standardIEEE Transactions on Consumer Electronics, 1992
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974
- THE USE OF MULTIPLE MEASUREMENTS IN TAXONOMIC PROBLEMSAnnals of Eugenics, 1936