Design and Implementation of a Efficient Router using X Y Algorithm
Open Access
- 10 June 2021
- journal article
- Published by Lattice Science Publication (LSP) in Indian Journal of Data Communication and Networking
- Vol. 1 (3), 5-9
- https://doi.org/10.54105/ijdcn.b5009.061321
Abstract
The engineering for on chip network configuration utilizing dynamic reconfiguration is an answer for Communication Interfaces, Chip cost, Quality of Service, ensure adaptability of the organization. The proposed engineering powerfully arrange itself concerning Hardware Modules like switches, Switch based packet , information to a packet size with changing the correspondence situation and its prerequisites on run time. The NOC Architecture assumes urgent part while planning correspondence frameworks intended for SOC. The NOC engineering be better over traditional transport, mutual transport plan , cross bar interconnection design intended for on chip organizations. In a greater part of the NO C engineering contains lattice, torus or different geographies to plan solid switch. In any case, the greater part of the plans are neglects to advance a Quality of Service, blocking issues, cost, Chip as well as mostly plan throughput, region transparency with inactivity. Proposed plan we are planning a reconfigurable switch for network on chip plan that improve the correspondence performance. The proposed configuration dodges the restrictions of transport based interconnection plans which are frequently applied in part progressively reconfigurable FPGA plans. . With the assistance of this switch plan we can accomplish low inactivity and high information throughput.Keywords
This publication has 11 references indexed in Scilit:
- NoCs in Heterogeneous 3D SoCs: Co-Design of Routing Strategies and MicroarchitecturesIEEE Access, 2019
- Probabilistic Analysis of Power-Gating in Network-on-Chip RoutersIEEE Transactions on Circuits and Systems II: Express Briefs, 2018
- Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router DesignIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017
- Secure and Dependable NoC-Connected Systems on an FPGA ChipIEEE Transactions on Reliability, 2016
- A Multi-Objective Model Oriented Mapping Approach for NoC-based Computing SystemsIEEE Transactions on Parallel and Distributed Systems, 2016
- Power Analysis of Embedded NoCs on FPGAs and Comparison With Custom BusesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015
- Performance evalulation of different routing algorithms in Network on ChipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- Low-Overhead Network-on-Chip Support for Location-Oblivious Task PlacementInternational Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2012
- Design of interlock-free combined allocators for Networks-on-ChipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- Networks on chips: a new SoC paradigmComputer, 2002