Towards Designing a Secure RISC-V System-on-Chip: ITUS
- 10 November 2020
- journal article
- research article
- Published by Springer Science and Business Media LLC in Journal of Hardware and Systems Security
- Vol. 4 (4), 329-342
- https://doi.org/10.1007/s41635-020-00108-8
Abstract
No abstract availableKeywords
Funding Information
- National Research Foundation Singapore (NRF2018NCR-NCR002-0001)
This publication has 36 references indexed in Scilit:
- A survey of microarchitectural timing attacks and countermeasures on contemporary hardwareJournal of Cryptographic Engineering, 2016
- Breaking Kernel Address Space Layout Randomization with Intel TSXPublished by Association for Computing Machinery (ACM) ,2016
- Flipping bits in memory without accessing themACM SIGARCH Computer Architecture News, 2014
- Secure JTAG Implementation Using Schnorr ProtocolJournal of Electronic Testing, 2013
- TimeWarp: Rethinking timekeeping and performance monitoring mechanisms to mitigate side-channel attacksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- Intel’s New AES Instructions for Enhanced Performance and SecurityLecture Notes in Computer Science, 2009
- Scan based side channel attack on dedicated hardware implementations of Data Encryption StandardPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- AEGISPublished by Association for Computing Machinery (ACM) ,2003
- DIVA: a reliable substrate for deep submicron microarchitecture designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Differential Power AnalysisLecture Notes in Computer Science, 1999