High-throughput energy-efficient pipeline architecture for successive cancellation polar decoder
- 1 July 2022
- journal article
- research article
- Published by Elsevier BV in Microprocessors and Microsystems
Abstract
No abstract availableKeywords
Funding Information
- Shahid Chamran University of Ahvaz (SCU.EE1400.256)
This publication has 27 references indexed in Scilit:
- PolarBear: A 28-nm FD-SOI ASIC for Decoding of Polar CodesIEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2017
- Fast Low-Complexity Decoders for Low-Rate Polar CodesJournal of Signal Processing Systems, 2016
- Multi-Mode Unrolled Architectures for Polar DecodersIEEE Transactions on Circuits and Systems I: Regular Papers, 2016
- Flexible and Low-Complexity Encoding and Decoding of Systematic Polar CodesIEEE Transactions on Communications, 2016
- A High-Throughput Energy-Efficient Implementation of Successive Cancellation Decoder for Polar Codes Using Combinational LogicIEEE Transactions on Circuits and Systems I: Regular Papers, 2016
- 237 Gbit/s unrolled hardware polar decoderElectronics Letters, 2015
- Fast Polar Decoders: Algorithm and ImplementationIEEE Journal on Selected Areas in Communications, 2014
- Improved Successive Cancellation Decoding of Polar CodesIEEE Transactions on Communications, 2013
- A Simplified Successive-Cancellation Decoder for Polar CodesIEEE Communications Letters, 2011
- Channel Polarization: A Method for Constructing Capacity-Achieving Codes for Symmetric Binary-Input Memoryless ChannelsIEEE Transactions on Information Theory, 2009