Multi-objective optimization of a parameterized VLIW architecture
- 13 November 2004
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004.
- p. 191-198
- https://doi.org/10.1109/eh.2004.1310830
Abstract
The use of Application Specific Instruction-set Processors (ASIP) in embedded systems is a solution to the problem of increasing complexity in the functions these systems have to implement. Architectures based on Very Long Instruction Word (VLIW), in particular, have found fertile ground in multimedia electronic appliances thanks to their ability to exploit high degrees of Instruction Level Parallelism (ILP) with a reasonable trade-off in complexity and silicon costs. In this case ASIP specialization may require not only manipulation of the instruction-set but also tuning of the architectural parameters of the processor and the memory subsystem. Setting the parameters so as to optimize certain metrics requires the use of efficient Design Space Exploration (DSE) strategies, simulation tools and accurate estimation models operating at a high level of abstraction. In this paper, we present a framework for evaluation, in terms of performance, cost and power consumption, of a system based on a parameterized VLIW microprocessor together with the memory hierarchy. Further, the framework implements a number of multi-objective DSE strategies to obtain Pareto-optimal configurations for the system.Keywords
This publication has 10 references indexed in Scilit:
- A GA-Based Design Space Exploration Framework for Parameterized System-On-A-Chip PlatformsIEEE Transactions on Evolutionary Computation, 2004
- Design methodology and system for a configurable media embedded processor extensible to VLIW architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- From ASIC to ASIP: the next design discontinuityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Energy-aware design of embedded memoriesACM Transactions on Embedded Computing Systems, 2003
- MediaBench: a tool for evaluating and synthesizing multimedia and communications systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Area/delay estimation for digital signal processor coresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- System-level exploration for Pareto-optimal configurations in parameterized system-on-a-chipIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002
- Multi-objective design space exploration using genetic algorithmsPublished by Association for Computing Machinery (ACM) ,2002
- An Evolutionary Approach for Pareto-optimal Configurations in SOC PlatformsIFIP Advances in Information and Communication Technology, 2002
- A Sensitivity-Based Design Space Exploration Methodology for Embedded SystemsDesign Automation for Embedded Systems, 2002