RIME
- 18 January 2021
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM)
Abstract
Processing in-memory (PIM) is an emerging technology poised to break the memory-wall in the conventional von Neumann architecture. PIM reduces data movement from the memory systems to the CPU by utilizing memory cells for logic computation. However, existing PIM designs do not support high precision computation (e.g., floating-point operations) essential for critical data-intensive applications. Furthermore, PIM architectures require complex control module and costly peripheral circuits to harness the full potential of in-memory computation. These peripherals and control modules usually suffer from scalability and efficiency issues. Hence, in this paper, we explore the analog properties of the resistive random access memory (RRAM) crossbar and propose a scalable RRAM-based in-memory floating-point computation architeture (RIME). RIME uses single-cycle NOR, NAND, and Minority logic to achieve floating-point operations. RIME features a centralized control module and a simplified peripheral circuit to eliminate data movement during parallel computation. An experimental 32-bit RIME multiplier demonstrates 4.8X speedup, 1.9X area-improvement, and 5.4X energy-efficiency than state-of-the-art RRAM-based PIM multipliers.Keywords
This publication has 14 references indexed in Scilit:
- FloatPIMPublished by Association for Computing Machinery (ACM) ,2019
- FELIXPublished by Association for Computing Machinery (ACM) ,2018
- Enabling Scientific Computing on Memristive AcceleratorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2018
- Efficient Algorithms for In-Memory Fixed Point Multiplication Using MAGICPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2018
- Ultra-Efficient Processing In-Memory for Data Intensive ApplicationsPublished by Association for Computing Machinery (ACM) ,2017
- ReVAMP: ReRAM based VLIW architecture for in-memory computingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2017
- Low-Cost Inter-Linked Subarrays (LISA): Enabling fast inter-subarray data movement in DRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2016
- Implementation of a high speed multiplier for high-performance and low power applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- MAGIC—Memristor-Aided LogicIEEE Transactions on Circuits and Systems II: Express Briefs, 2014
- Majority-Inverter GraphPublished by Association for Computing Machinery (ACM) ,2014